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Abstract
A device including a pair of top electrodes and a local gate in the bottom of an SU-8 trench
was fabricated on a glass substrate for dielectrophoresis assembly and electrical
characterization of suspended nanomaterials. The three terminals were made of gold
electrodes and electrically isolated from each other by an air gap. Compared to the widely used
global back-gate silicon device, the parasitic capacitance between the three terminals was
significantly reduced and an individual gate was assigned to each device. In addition, the
spacing from the bottom-gate to either the source or drain was larger than twice the
source-drain gap, which guaranteed that the electric field between the source and drain in the
dielectrophoresis assembly was not distinguished by the bottom-gate. To prove the feasibility
and versatility of the device, a suspended carbon nanotube and graphene film were assembled
by dielectrophoresis and characterized successfully. Accordingly, the proposed device holds
promise for the electrical characterization of suspended nanomaterials, especially in a high
frequency resonator or transistor configuration.
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Introduction
Nanomaterials, including nanotubes, nanowires, graphene, etc,
have shown superior electrical and mechanical properties
in the areas of nanoelectronics and nanoelectromechanical
systems to act as transistors [1–5], resonators [6, 7], sensors
[8, 9], etc. In these applications, it is preferable to suspend
the nanomaterial beam between two contacts (called source
and drain in the following context), which has a number of
advantages over attaching them to a substrate. In particular,
this arrangement allows free vibration of the nanomaterial and
avoids noise from the substrate [10, 11].
One easy and widely used approach is to employ a highly
doped silicon substrate as a gate for the characterization of
the suspended nanomaterial [12–18]. In this case, however, all
devices on the wafer share the same gate and they cannot be
driven individually. Moreover, the global back-gate covers the
entire source and drain region, resulting in a large parasitic
capacitance between the gate and source/drain, which is
reported to be approximately three orders of magnitude larger
than the intrinsic gate capacitance of a carbon nanotube
transistor [19]. A reduced parasitic capacitance is also required
in nano resonators to allow both wide bandwidth actuation and
high frequency signal detection [20]. Therefore, it is necessary
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to reduce parasitic capacitance for obtaining the real high
frequency performance of nanomaterials.
Lateral-gate and local bottom-gate configurations are
two common choices for reducing parasitic capacitance. In
a lateral-gate structure, three adjacent metal electrodes are
deposited and patterned in a plane surface to act as the
source, drain and gate, respectively, and a trench is formed
between the source and drain later. A nanomaterial beam
is assembled between the source and drain suspended over
the trench, and the gate provides a lateral electric field to
drive the nanomaterial beam horizontally [21, 22]. The lateral-
gate structure is widely used, especially for the electrical
characterization of single nanotubes and nanowires due to
their axisymmetric geometry [23–26]. However, the lateral-
gate configuration is not suitable for the characterization
of two-dimensional nanomaterials, such as graphene, carbon
nanotube film, etc, due to the less intrinsic gate capacitance
on the sidewall. Moreover, the lateral-gate structure is
hardly applicable for dielectrophoresis assembly because the
nanomaterial beams are usually assembled not only between
the source and drain, but also between the drain/source and
the floating gate [27–29].
Several approaches have been reported for constructing
a local bottom-gate structure. A trench on a silicon substrate
with a double dielectric layer of silicon oxide and nitride was
dug by lithography and etching, then a local gate was formed
at the bottom of the trench by electron beam evaporation and
lift off. The source and drain electrodes on the top surface of
the substrate were then prepared by using another lithography
process, metal evaporation, and lift off. Here the electrical
isolation of the gate from the other two terminals is ensured
due to undercutting in the sidewall of the trench [30, 31].
Another local bottom-gate structure is built on a silicon-on-
insulator substrate, and the doped silicon on the insulator
was patterned to act as the bottom gate, while the buried
silicon dioxide electrically isolated the gate from the substrate
[32, 33]. However, the silicon substrate still introduces a
parasitic capacitance between the three terminals in both cases.
The top-gate structure has also been reported to reduce
parasitic capacitance, for example, a metal gate was fabricated
on the top of single-walled carbon nanotubes (SWCNTs) in a
quartz substrate to realize a high frequency transistor [34] and a
carbon nanotube transistor with a suspended graphene top gate
[35]. However, the top gate has to be formed after the assembly
of nanomaterials, and the patterning and deposition process
possibly contaminates the nanomaterials to some extent.
Dielectrophoresis assembly is a widely used method to
form nanomaterial devices. It is important to note that the
spacing between neighboring electrodes should be larger than
twice the gap of an electrode pair or otherwise the electric field
between the electrode pair in the dielectrophoresis assembly
will be distinguished, giving rise to nanomaterial deposition
failures or unwanted nanomaterial connections with the gate
[36, 37]. Xu et al proposed a method where a layer of
PECVD oxide is used to insulate the buried gate with the
source/drain on the surface [38]. However, the thickness of
the insulting layer deposited on buried metal electrode hardly
exceeded several hundred nanometers due to the accumulative
stress and increasing pinhole density [39], which meant that
the fabricated devices were not suitable for dielectrophoresis
assembly because the spacing between the source/drain and
the gate is less than the source-drain gap.
To deal with the above-mentioned drawbacks of the
existing technologies, an SU-8 backside exposure process is
proposed in this paper to realize a local bottom-gate structure in
a glass, quartz or transparent polymer substrate. The bottom-
gate in a trench is realized by backside exposure of SU-8
using the gate electrode itself as the photomask. Backside
exposure lithography has been reported to realize a hollow
microneedle array [40], a tunable ferroelectric capacitor
[41], a micro optical prism [42], a micro cone [43], a 3-D
micromesh structure [44], etc. Using similar technology, the
three metal electrodes are isolated by an air gap and are free of
overlapping, which leads to a significantly reduced parasitic
capacitance. The SU-8 trench has a maximum aspect ratio
of about 10, which prevents the bottom gate from affecting
the dielectrophoresis assembly of nanomaterial between the
source and drain effectively.
Fabrication
The gate electrode with a chromium (20 nm) and gold
(200 nm) bilayer was patterned on a glass or quartz substrate by
sputtering and a lift-off process (figure 1(a)). Next, an SU8–
2005 (MicroChem Corp. USA) 5 μm thick layer was spin
coated and developed after backside exposure with a dose of
80 mJ cm−2 (figure 1(b)). Here, the gate electrode acted as the
photomask, and a trench about of 2 μm wide was formed with a
gate electrode on its bottom after curing of SU-8 (figure 1(c)).
After that, a kind of photo resist (AZ4620, Futurrex, USA)
was spin coated several times to fill the trench completely. A
photoresist on the top of the SU-8 was then polished away
(POLI 400, GampP; technology Inc., Korea) after baking in
135 ◦C vacuum oven for 2 h (figure 1(d)). The second bilayer
of chromium (20 nm) and gold (200 nm) was deposited on
the substrate, and the pattern of source and drain electrodes
was defined by another lithography followed by wet etching
to remove exposed the chromium and gold layer (figure 1(e)).
Last, the AZ5214E photoresist was stripped by using acetone
and ethanol ultrasonic bathing (figure 1( f )). The wafer was
then diced into chips for further experiments after DI water
rinsing and nitrogen blowing dry.
As a control sample, a silicon trench device with a global
back-gate was fabricated using the same layout. Source and
drain electrodes with a bilayer of chromium (20 nm) and gold
(200 nm) were deposited and patterned on a silicon/silicon
dioxide substrate, followed by etching of the silicon dioxide
and photoresist stripping. Here the thickness of the thermal
silicon dioxide is about 1 μm. The silicon wafer was then
diced into chips after DI water rinsing and nitrogen blow
drying. SEM pictures of the glass and silicon chips are shown
in figure 2.
Measurement of parasitic capacitance
The proposed local bottom-gate devices and global back-
gate silicon devices were brought to a probe station, and
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(a) (b)
(c) (d)
(e) ( f )
Figure 1. The fabrication of the sample: (a) patterning and deposition of metal gate electrode; (b) backside exposure of SU-8 5 μm thick;
(c) a SU-8 trench formed with the gate electrode on the bottom after developing and curing; (d) filling the trench with AZ 4620 and
polishing; (e) deposition and patterning of source and drain electrodes; ( f ) stripping AZ 4620 completely.
(a) (b)
Figure 2. The SEM pictures of the proposed device (left) and the global back-gate device (right).
Cgs and Cds were measured by a CV measurement unit
(590 CV analyzer, Keithley, USA). The parasitic capacitance
from the probe to the instruments was calibrated in advance.
As shown in figure 3, the results indicate that the source to
drain capacitance of the proposed devices is about 50 fF,
and the source to gate capacitance is in the range of
50–80 fF, both values are at least one order of magnitude less
than that of global back-gate silicon devices. A small parasitic
capacitance between the source/drain and gate of about
10 fF was previously reported [38]. However, it is a theoretical
value by citing the model of coupled microstrip lines [45]
other than measured data. Considering the additional parasitic
capacitance brought by the measuring system and different
dimensions of the devices, the experimental data ∼ 50 fF in
this work seems comparable with the theoretical prediction in
[45].
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Figure 3. Measured parasitic capacitance of the proposed devices or
the global back-gate devices from about 20 samples.
Assembly and characterization of SWCNTs and
graphene
10 μl SWCNTs or graphene solution (∼50 μg ml−1, Organic
Chemicals Co. Ltd, China) were dropped onto the self-aligned
device, respectively. At the same time, a square wave ac signal
(3 MHz, 4 Vpp) was applied between the source and drain for
2 min, while leaving the bottom gate floating. The device was
then rinsed with DI water, followed by nitrogen blow drying.
Figure 4 shows the SEM image of the device after SWCNT
and graphene assembly, respectively.
An enlarged SEM picture of the trench is shown in figure 5.
The bottom-gate and the edge of the trench were self-aligned
by backside exposure. In the later photoresist patterning of
source and drain, the exposure dose was reduced to realize a
small source-drain gap. After wet etching for a slightly longer
time, it has a good chance to get the border of the source and
drain electrodes very close to the edge of the trench.
These devices were tested using a probe station connecting
to a semiconductor parameter analyzer (Keithley 4200,
USA). The output and transit characteristic curve of the
SWCNT membrane are shown in figure 6. In the output
characteristic curve, Vgs changed from −6 to 6 V with a
step of 2 V, while Vds swept from zero to 0.5 V. In the
transit characteristic curve, Vds was set to 0.7 V, and the
Vgs swept from −10 V to 10 V. An on/off ratio was found
to be about 10. Since SWCNT membrane was formed by
the dielectrophoresis assembly (figure 4, left), the metallic
Figure 5. Enlarged SEM picture of the trench with assembled
graphene.
SWCNT dominated the conductivity of the membrane mixed
by metallic and semiconducting SWCNT. It is well known
that the conductivity of metallic SWCNTs is inertial to gate
voltage, except for the fact that the voltage deforms the
membrane mechanically by electrostatic force. The resistivity
of the assembled SWCNT varied with different Vgs was
supposed mainly due to its piezoresistive effect [46, 47].
The output and transit characteristic curve of graphene
is shown in figure 7. In the output characteristic curve,
Vgs changed from −6 to 6 V with a step of 2 V, while
Vds swept from zero to 0.5 V. In the transit characteristic
curve, Vds was set to be 1.5 V, and the Vgs swept from −10 V
to 10 V. The resistance of the graphene increased by
approximately 70% when Vgs increased from −10 to 10 V.
Since multi-layer graphene was mainly deposited in this
experiment and hardly showed semiconducting characteristic,
the piezoresistive effect of multi-layer graphene was supposed
to cause the resistance shift with gate voltage [48–50].
The circuit shown in figure 8 was employed to actuate
and detect the mechanical oscillations of the suspended
SWCNT shown in figure 4 at room temperature and ∼10−3 Pa.
A high frequency signal generated by a vector network
analyzer (ZNB8, RampS) was applied to the bottom gate,
and a dc gate voltage was combined with the high frequency
(a) (b)
Figure 4. SEM picture of the proposed devices after assembly of SWCNTs (left) and graphene (right) by dielectrophoresis.
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Figure 6. The output and transit characteristic curve of the SWCNT membrane assembled on the proposed device.
Figure 7. The output and transit characteristic curve of suspending graphene assembled on the proposed device.
Figure 8. Schematic of the circuit used for actuation and detection
of mechanical resonance of the suspended SWCNT resonators.
signal through a bias-tee. A low-noise preamplifier (Agilent
8447D) provided 25 dB gain and fed into the vector network
analyzer. The transmission coefficient of the resonator at gate
voltage of 0 and 10 V, respectively is shown in figure 9.
Here the resonance frequency of the SWCNT membrane was
about 10 MHz, this value is lower than the reported resonance
frequency of a single SWCNT with the similar length using
a global back-gate device, which is ranged between 20 and
35 MHz [51]. Considering that the mass of SWCNT membrane
is bigger than that of a single SWCNT, the decrease of
the resonance frequency is reasonable. Again, the resonance
peak of the proposed SWCNT resonator was sharper than
that reported in [51], which seems against the theoretical
prediction that the qualify factor of a single SWCNT resonator
should be much higher than an SWCNT membrane resonator.
This abnormal phenomenon is partly due to the parasitic
5
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Figure 9. High frequency response of the SWCNT resonator
assembled on the proposed device.
capacitance in the global back-gate device attenuating the high
frequency signal.
Discussion and conclusion
The fabrication method of a local bottom-gate structure
was presented for the dielectrophoresis assembly and
electrical characterization of suspended nanotubes, nanowires,
graphene, etc. The source, drain and gate electrode were
isolated by an air gap and free of overlapping, which leads to
a reduction of parasitic capacitance by one order of magnitude
comparing with the global back-gate structure.
Although a 2 μm gap with a depth of 5 μm was
demonstrated using an SU-8 2005 in the experiment, a sub-
micron gap is feasible using the same method. For example, a
photoresist pattern of a gate with 2 μm width was realized by
ordinary contact lithography, and later the width of the gold
gate can be shrinked to several hundred nanometers by over-
etching. Following coating of a thinner SU-8 photoresist such
as SU-8 2002, a trench with a sub-micron gap can be achieved
after backside exposure.
Because a trench with high aspect ratio can be realized by
using an SU-8 photoresist, the distance from the bottom-gate
to the source/drain is larger than twice the gap between the
source and drain, which assures that the nanomaterials are only
assembled between the source and drain in a dielectrophoresis
assembly.
To verify this fabrication method, suspended SWCNT
and graphene were assembled on the fabricated device by
dielectrophoresis. Their output and transit characteristic curve
were plotted, and the resonance frequency of suspended
SWCNT membrane was measured at radio frequency range.
As a result, the feasibility and versatility of the proposed device
for dielectrophoresis assembly and electrical characterization
of nanomaterials were demonstrated.
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